Description of the fabrication processes
An array of Pt SNAP NWs is obtained by e-beam evaporation onto the raised edges of a differentially etched edge of a GaAs/Al x Ga (1-x) As superlattice wafer (IQE, Cardiff, UK) (Melosh et al. 2003) . In this way, the atomic control over the film thicknesses of the superlattice stack is translated into control over the width and spacing of NWs (Fig S1a) . The array of Pt SNAP NWs is then stamped onto a 30 nm c-axis oriented epitaxial YBa 2 Cu 3 O 7-δ HTS film (E-type, THEVA, Ismaning, Germany) that is pre-coated with a ~50 nm thick SiO 2 layer. A thin (~10 nm) layer of chemically-modified heat-curable epoxy (EpoxyBond 110, Allied High Tech, Rancho Dominguez, CA. Modified with dibutyl phthalate.) is used to securely bond the Pt NW array to the surface (Fig S1b) . The superlattice/NW array/epoxy/SiO 2 /HTS assembly is baked on a hot plate at 120 °C for 5 min, and the superlattice is then released by a selective wet etch. 5% I 2 in anhydrous methanol is used as the etchant, which is found to effectively dissolve the superlattice without degrading the HTS film. After the residual epoxy has been etched away with oxygen plasma, a highly-ordered array of Pt NWs is obtained on top of the SiO 2 -covered HTS film (Fig S1c) . Metal (Au/Ti) contact pads for wirebonding are lithographically defined far away from the NW array, and CF 4 reactive ion etching (RIE) is used to remove the SiO 2 layer before metal is deposited, so the metal contact pads are directly connected to the HTS layer. E-beam lithography is then used to pattern a 40 nm thick Al 2 O 3 mask on top of the SiO 2 layer to define the four-point probe contacts (Fig S1d) . The Pt NW array and Al 2 O 3 electrode masks are first translated into the SiO 2 layer by highly directional RIE in a 40 MHz Unaxis SLR parallel-plate RIE system with CF 4 /He (20/30 sccm, 5 mTorr, 40 W) (Fig. S1e) . The features in the SiO 2 layer (Fig. S1e ) then serve as a mask for an Ar/O 2 physical dry etching (18/2 sccm, 10 mTorr, 190 W) of the HTS film (Fig. S1f) . O 2 is used with Ar in this physical dry etching step to help maintain the correct oxygen stoichiometry in the HTS thin film (Ban et al. 1996) , and ~10 second etch cycles were separated by 1 minute cool-down periods to prevent heat accumulation within the HTS film. The top-lying platinum nanowires are also removed in this step.
The final structure is a monolithic, single crystal HTS nanowire array device protected by a thin SiO 2 film, with nanowires seamlessly connected to the contacts made from the same HTS film (Fig. S1f) . Figure S2 . Simulated current-limiting behavior of an individual YBCO nanowire (width =20 nm) basing on the experimental data shown in Fig. 3a . The NW is connected in series with a load resistance of 50 KΩ.
High-temperature superconductor nanowire as a current limiter
Besides the emerging applications of superconductor NWs in nano-SQUIDs, (Hopkins et al. 2005) singlephoton detectors, (Divochiy et al. 2008) and quantum computing, (Makhlin et al. 1999; Nakamura et al. 1999; Mooij and Nazarov 2006) another possible application for HTS NWs is to function as current limiters (Noe and Steurer 2007) in nanoelectronic circuits. We simulated the current-limiting behavior of an individual YBCO NW (w = 20 nm) basing on the data shown in Fig. 3a (Fig. S2) . At 75 K, the NW limits the current at high bias voltages, but because the NW is not fully superconducting, at low biases the NW consumes some energy. At T = 65K, the NW is fully superconducting and the current limiter is close to perfect: when I < I c , the NW is a zeroresistance conductor and the I-V characteristics of the circuit is uninfluenced by the NW. When the current in the circuit reaches I c , the NW transits into the highly-resistive normal state, thus limiting the current to I c and protecting the circuit. Unlike a standard fuse, this process is fully reversible, so an individual HTS NW could fulfill the function of an automatically recoverable current limiting device, which otherwise is complicated to build with semiconductor circuits. Such devices could be integrated with nanoelectronic circuits while occupying a very small footprint. The limiting current I c can be varied via the working temperature, the NW dimensions, or numbers of the NWs used.
